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Phil ips Analytical (Almelo,The 
Netherlands) has launched its 
DCD Pro X-ray DilfractionAnalyzer 
for ultra-fast rocking curve 
wafer mapping.This provides an 
accurate measure of lattice 
parameter (at ) and film thickness 
(of epi-layers just a few atoms 
thick). It can be used not only 
for process development but 
even for high-volume production 
control (which has so far been 
limited by a lack of suitable test 
equipment and skilled staff). 
As well as analysing III-V, II-VI, 
GaN and HEMT devices, the 
DCD Pro gives an absolute 
measure of the SiGe grading 
profile in the base region of 
SiGe HBTs.The wafers in a 25- 
wafer cassette can be measured 
and analysed well within 1 hour, 
with automated handling and 
data analysis (cassette-to-cassette 
tools aid integration i to the 
fab line), and can measure pi- 
layers thinner than 20 um in 
less than a minute. 
Wafers that fail to meet specifi- 
cations can be removed from 
post-epi production steps. 
Alternatively, the analyzer can 
detect defects with greater 
detail and more accuracy by 
conducting more rocking-curve 
analyses per wafer. 
The DCD Pro uses a 2.2 kW 
source to direct a high-intensity, 
highly collimated x-ray beam on 
to a sample wafer (up to 200ram). 
The x-ray source also enables 
the analysis of complex, weakly 
diffracting multi-layer structures. 
Dynamic range is more than five 
orders of magnitude, nabling 
accurate measurement of both 
strong substrate peaks and weak 
peaks from very thin layers. 
Bede plc (Durham, UK) has 
introduced two new x-ray 
tools for large wafers: 
• the Fab200 (which has a SMIF 
front-end for handling both 
200 mm silicon wafers and 50- 
150 mm wafers in compound 
semiconductor foundries); and 
• the Fab300 (which has a 
Class 1 minienvironment and 
FOUP loadport for 300 mm 
silicon wafers). 
The tools can perform all the 
diffraction and reflectivity 
measurements of Bede's research 
diffractometers (i.e. high-reso- 
lution XRD, thin-f'flm reflectivi- 
ty; texture measurements; stress 
measurements; triple-axis dif- 
fraction and reciprocal space 
maps; powder/polycryst alline 
film XRD; diffuse scatter). But 
higher speed and full automa- 
tion enable use in both high- 
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metrology of a typical SIGe HBT device structure (courtesy of Bede plc). 
volume fabrication lines and 
advanced characterisation labs 
(using large wafers for charac- 
terising new pre-production 
processes such as SiGe epitaxy). 
Germanium composition and 
layer thicknesses are now rou- 
tinely available to a repeatabili- 
ty of 0.5 % of value on box lay- 
ers in a non-contacting, non- 
destructive and completely 
automated tool. 
Low-temp pre-clean for SiGe epi 
Applied Materials Inc (Santa 
Clara, CA, USA) has introduced 
the EpiClean pre-clean chamber 
(fully integrated on its Epi Centtwa 
system) for high-throughput SiGe, 
SiGe:C and Selective Epitaxiai 
Growth (SEG) low-temperature 
epitaxiai deposition. 
"We anticipate the market for 
S i ~  ICs to grow more than 
20% per year for the next several 
years as these ~ move from 
development into produce'on', 
says Grant Imper, general manager 
of the Epi Substrate Division. 
Many new communications ICs 
are highly sensitive to elevated 
temperatures during fabrication 
and require reductions from 
the traditional 1000-1200°C 
range down to 600-800°C. 
The EpiClean chamber performs 
a pre<leposition clean process, 
removing native oxide layers 
and other contaminants at tem- 
peratures below 780°C. 
By using a low-temperature, 
low-pressure hydrogen bake 
process outside the deposition 
chamber, the EpiClean process 
eliminates the need for a high- 
temperature bake or stabilisation 
step in the deposition chamber, 
greatly reducing process time, 
increasing throughput and low- 
ering operating cost. 
Compared to HF-type preclean 
chambers, the EpiClean cham- 
ber also provides ignificantly 
lower oxygen and carbon levels 
at the wafer surface. 
* Applied claims the world's 
largest installed base of SiGe and 
SEG epi deposition chambers. 
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